projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2d24881) | patch
dmaengine: dw: introduce register mappings for iDMA 32-bit
authorAndy Shevchenko <andriy.shevchenko@linux.intel.com>
Tue, 17 Jan 2017 11:57:30 +0000 (13:57 +0200)
committerVinod Koul <vinod.koul@intel.com>
Wed, 25 Jan 2017 06:21:40 +0000 (11:51 +0530)
commita9f4d1b8314396cc09301fa3ab954167ff81a46b
treeb44b765ce8de89de3d324fa413588fe548a4f630tree | snapshot
parent2d248812aa14d5f9bc6fc11a222c722524f25159commit | diff
dmaengine: dw: introduce register mappings for iDMA 32-bit

The integrated DMA (iDMA 32-bit) is Intel designed DMA controller which
mimics Synopsys Designware DMA. This patch appends the register mappings
for the parts which are slightly different to the DesignWare hardware.

Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
drivers/dma/dw/regs.h diff | blob | history
John Crispins staging tree