projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5133f36) | patch
net: ag71xx: Slighly simplify code in 'ag71xx_rings_init()'
authorChristophe JAILLET <christophe.jaillet@wanadoo.fr>
Wed, 31 Jul 2019 08:06:38 +0000 (10:06 +0200)
committerDavid S. Miller <davem@davemloft.net>
Wed, 31 Jul 2019 15:38:17 +0000 (08:38 -0700)
commita9d41e7b8b1fe43c0beeab9a45d4c886a5e4ee85
treeb78940745c2dff3c66ecfe5059045b5dd446bb95tree | snapshot
parent5133f36cef46b906d40b76d5f71640f5b3dae0c3commit | diff
net: ag71xx: Slighly simplify code in 'ag71xx_rings_init()'

A few lines above, we have:
   tx_size = BIT(tx->order);

So use 'tx_size' directly to be consistent with the way 'rx->descs_cpu' and
'rx->descs_dma' are computed below.

Signed-off-by: Christophe JAILLET <christophe.jaillet@wanadoo.fr>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/atheros/ag71xx.c diff | blob | history
John Crispins staging tree