projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f7c3487) | patch
xtensa: implement initialize_cacheattr for MPU cores
authorMax Filippov <jcmvbkbc@gmail.com>
Mon, 6 May 2019 23:47:41 +0000 (16:47 -0700)
committerMax Filippov <jcmvbkbc@gmail.com>
Tue, 7 May 2019 17:36:34 +0000 (10:36 -0700)
commita5944195d00a359e28d6e093593609bcee37ed5e
tree387fa1be648ba716d2a4848e817a1198a8f66a9etree | snapshot
parentf7c34874f04a80d6c39a32f08da2529e59602d3ccommit | diff
xtensa: implement initialize_cacheattr for MPU cores

Use CONFIG_MEMMAP_CACHEATTR to initialize MPU as described in the Xtensa
LSP RM document. Coalesce adjacent regions with the same cacheattr.
Update Kconfig help text.

Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
arch/xtensa/Kconfig diff | blob | history
arch/xtensa/include/asm/core.h diff | blob | history
arch/xtensa/include/asm/initialize_mmu.h diff | blob | history
John Crispins staging tree