projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e534a56) | patch
mlxsw: reg: Add Switch Port VLAN MAC Learning register definition
authorIdo Schimmel <idosch@mellanox.com>
Fri, 16 Oct 2015 12:01:36 +0000 (14:01 +0200)
committerDavid S. Miller <davem@davemloft.net>
Fri, 16 Oct 2015 14:15:22 +0000 (07:15 -0700)
commita4feea74cd7a8f12d9fae67014533a4220135760
tree7b8cab853ff12318876dac3ddbd451cea3a24392tree | snapshot
parente534a56a317fa4e55419cc255d6af2683288d71ccommit | diff
mlxsw: reg: Add Switch Port VLAN MAC Learning register definition

Since we currently do not support the offloading of 802.1D bridges, we
need to be able to let the device know it should not learn MAC addresses
on specific {Port, VID} pairs.

Add the SPVMLR register, which controls the learning enablement of
{Port, VID} pairs.

Signed-off-by: Ido Schimmel <idosch@mellanox.com>
Signed-off-by: Jiri Pirko <jiri@mellanox.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/mellanox/mlxsw/reg.h diff | blob | history
John Crispins staging tree