projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 29b4817) | patch
clk: rockchip: fix rk3399 aclk_vio gate bit
authorChris Zhong <zyw@rock-chips.com>
Tue, 9 Aug 2016 18:02:33 +0000 (11:02 -0700)
committerHeiko Stuebner <heiko@sntech.de>
Thu, 11 Aug 2016 21:05:06 +0000 (23:05 +0200)
commita3f457d9636b3f5ae4fc6502cb0c95f60f5e342b
treeba43fb0df14d30083128adfc23e26940b89aa47btree | snapshot
parent29b4817d4018df78086157ea3a55c1d9424a7cfccommit | diff
clk: rockchip: fix rk3399 aclk_vio gate bit

Fix incorrect rk3399 aclk_vio gating bit, it should be 0, not 10.

Fixes: 115510053e5e ("clk: rockchip: add clock controller for the RK3399")
Signed-off-by: Chris Zhong <zyw@rock-chips.com>
Reviewed-by: Xing Zheng <zhengxing@rock-chips.com>
Reviewed-by: Guenter Roeck <groeck@chromium.org>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
drivers/clk/rockchip/clk-rk3399.c diff | blob | history
John Crispins staging tree