projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c46863a) | patch
r8169: factor out PHY init sequence adjusting 10M and ALDPS
authorHeiner Kallweit <hkallweit1@gmail.com>
Wed, 23 Jan 2019 19:47:30 +0000 (20:47 +0100)
committerDavid S. Miller <davem@davemloft.net>
Fri, 25 Jan 2019 06:25:19 +0000 (22:25 -0800)
commita1ead2ec3c098d2f94b8de8bb3f1929d27e9e7d5
tree797276ef78e27b4f9ed39cb4dcb55b2ecc811a29tree | snapshot
parentc46863ab8356f0eb4a27dd65a2dc368e41198ad3commit | diff
r8169: factor out PHY init sequence adjusting 10M and ALDPS

Few chip versions use the same sequence to adjust 10M and ALDPS, so
let's factor it out. This patch also fixes a (most likely) typo in
rtl8168g_1_hw_phy_config. There bit 8 in reg 0x14 on page 0x0bcc
was set and not cleared. According to the vendor driver this bit
needs to be cleared in all cases.

Signed-off-by: Heiner Kallweit <hkallweit1@gmail.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/realtek/r8169.c diff | blob | history
John Crispins staging tree