projects / openwrt / staging / lynxis.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 27a40c7) | patch
ramips: Fix uart2/uart3 pinmux order on MT7621
authorJohn Crispin <john@openwrt.org>
Mon, 17 Aug 2015 06:15:34 +0000 (06:15 +0000)
committerJohn Crispin <john@openwrt.org>
Mon, 17 Aug 2015 06:15:34 +0000 (06:15 +0000)
commit9ed654e389efe969785f7b0e4c40c9c63fed9bbe
tree37040b1f19cca716abc3a54170b152f601b5eeectree | snapshot
parent27a40c79b0f1b1f09465eea661e7847c2cd65d88commit | diff
ramips: Fix uart2/uart3 pinmux order on MT7621

The uart3 setting in GPIO_MODE register is before the uart2 setting. Also
don't mix uart2 and uart3 function/groups.

Signed-off-by: Sven Eckelmann <sven@open-mesh.com>
SVN-Revision: 46643
target/linux/ramips/patches-3.18/0012-MIPS-ralink-add-MT7621-support.patch diff | blob | history
lynxis staging tree