projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 374b105) | patch
ARM: dts: socfpga: update L2 tag and data latency
authorDinh Nguyen <dinguyen@altera.com>
Tue, 7 Jan 2014 02:54:43 +0000 (20:54 -0600)
committerDinh Nguyen <dinguyen@altera.com>
Wed, 8 Jan 2014 17:58:44 +0000 (11:58 -0600)
commit9a21e55d77ab909b36c2c730e5a1e1d1a9a57c5e
tree26eb53d1f48b4cf67b0725b8b9dc094c5b7064bdtree | snapshot
parent374b105797c3d4f29c685f3be535c35f5689b30ecommit | diff
ARM: dts: socfpga: update L2 tag and data latency

Sets the appropriate L2-cache latencies for the SOCFPGA platform.

Signed-off-by: Dinh Nguyen <dinguyen@altera.com>
arch/arm/boot/dts/socfpga.dtsi diff | blob | history
John Crispins staging tree