projects / openwrt / staging / stintel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 02aa7a2) | patch
ramips: gl-mt1300: downclock SPI to 50MHz
authorMichael Lyle <mlyle@lyle.org>
Sun, 30 Oct 2022 04:00:41 +0000 (21:00 -0700)
committerHauke Mehrtens <hauke@hauke-m.de>
Mon, 7 Nov 2022 11:54:31 +0000 (12:54 +0100)
commit961e01fc67e7d9e60557df3474fa326216aa4839
tree949e3d7fa54c74d6ffc1d3b5f577d24d0e0d15fetree | snapshot
parent02aa7a2bb9b6bdc8033d30c97f5b49534206a37ccommit | diff
ramips: gl-mt1300: downclock SPI to 50MHz

The SPI max frequency was set to 80MHz, considerably higher than the
vendor clocks it in their firmware (10MHz).  Multiple users reported
jffs2 corruption/instability in GitHub issue #10461.

My unit has a W25Q256; datasheet specifies maximum SPI frequency for
read command of 50MHz.

Thanks to @DragonBlueP for suggesting to eliminate m25p,fast-read;
and @MPannen1979 for identifying the problem.

Fixes: #10461
Signed-off-by: Michael Lyle <mlyle@lyle.org>
target/linux/ramips/dts/mt7621_glinet_gl-mt1300.dts diff | blob | history
Staging tree of Stijn Tintel