projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cf404ce) | patch
drm/i915: Use IS_HSW_ULT() in HSW CDCLK clock read-out
authorDamien Lespiau <damien.lespiau@intel.com>
Wed, 1 Oct 2014 19:04:16 +0000 (20:04 +0100)
committerDaniel Vetter <daniel.vetter@ffwll.ch>
Fri, 24 Oct 2014 14:33:57 +0000 (16:33 +0200)
commit95626e7caac4f0dbe285c59d9702b9f55af497eb
treea4ad6f7b5f8bed567a1f781a16dcadc2b8294a66tree | snapshot
parentcf404ce4b1de77017208e73c91cd6f09524678b7commit | diff
drm/i915: Use IS_HSW_ULT() in HSW CDCLK clock read-out

hsw_get_cdclk_freq() is really just HSW, so we can use IS_HSW_ULT()
instead of IS_ULT() there.

Signed-off-by: Damien Lespiau <damien.lespiau@intel.com>
Reviewed-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
drivers/gpu/drm/i915/intel_ddi.c diff | blob | history
John Crispins staging tree