projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 585ed27) | patch
iio: adc: meson-saradc: remove irrelevant clock "sana"
authorXingyu Chen <xingyu.chen@amlogic.com>
Tue, 7 Nov 2017 14:10:06 +0000 (22:10 +0800)
committerJonathan Cameron <Jonathan.Cameron@huawei.com>
Sat, 2 Dec 2017 11:33:53 +0000 (11:33 +0000)
commit930df4d853a8493f6e203d14a944c226c64750c3
treeb7de9e02438b317bc7ff79bcb517d51f455736c4tree | snapshot
parent585ed27d06151f98e39238298f43ee261314ae74commit | diff
iio: adc: meson-saradc: remove irrelevant clock "sana"

The "sana" clock is not used at SAR ADC module in Amlogic Meson SoC,
it is irrelevant for the SAR ADC.

Signed-off-by: Xingyu Chen <xingyu.chen@amlogic.com>
Signed-off-by: Yixun Lan <yixun.lan@amlogic.com>
Reviewed-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
drivers/iio/adc/meson_saradc.c diff | blob | history
John Crispins staging tree