projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2f2aa13) | patch
drm/bridge: tfp410: add pclk limits
authorTomi Valkeinen <tomi.valkeinen@ti.com>
Tue, 21 Jan 2020 09:46:55 +0000 (11:46 +0200)
committerTomi Valkeinen <tomi.valkeinen@ti.com>
Tue, 11 Feb 2020 07:17:51 +0000 (09:17 +0200)
commit9109594def49525079811a6d97a64a0c4ba2bbf7
tree51d03f897090c1eb49bbf36765db96c1d8f68c7ctree | snapshot
parent2f2aa13724d56829d910b2fa8e80c502d388f106commit | diff
drm/bridge: tfp410: add pclk limits

Add pixel clock limits to the driver as per TFP410 datasheet: min 25MHz,
max 165MHz.

Signed-off-by: Tomi Valkeinen <tomi.valkeinen@ti.com>
Reviewed-by: Andrzej Hajda <a.hajda@samsung.com>
Reviewed-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20200121094655.9092-1-tomi.valkeinen@ti.com
drivers/gpu/drm/bridge/ti-tfp410.c diff | blob | history
John Crispins staging tree