projects / openwrt / staging / ynezz.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cd44623) | patch
atheros: v3.18: remap main SoC MMR memory
authorFelix Fietkau <nbd@openwrt.org>
Fri, 13 Mar 2015 03:01:04 +0000 (03:01 +0000)
committerFelix Fietkau <nbd@openwrt.org>
Fri, 13 Mar 2015 03:01:04 +0000 (03:01 +0000)
commit892ef42a7701a50dd05168575f6b13650a1bc9a1
tree83329867de519de92560c71221db59024f917c85tree | snapshot
parentcd4462326c2870d40d6aca47f5fa93d318718c87commit | diff
atheros: v3.18: remap main SoC MMR memory

Honestly remap main SoC MMR mem and use accessor functions to
interact with registers. Now registers defined relatively to base
address (e.g. SDRAM controller base address).

Signed-off-by: Sergey Ryazanov <ryazanov.s.a@gmail.com>
SVN-Revision: 44723
target/linux/atheros/patches-3.18/100-board.patch diff | blob | history
target/linux/atheros/patches-3.18/102-ar5312_gpio.patch diff | blob | history
target/linux/atheros/patches-3.18/103-ar2315_gpio.patch diff | blob | history
target/linux/atheros/patches-3.18/105-ar2315_pci.patch diff | blob | history
Staging tree of Petr Stetiar