projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 8b09ca8) | patch
net: axienet: Add DMA registers to ethtool register dump
authorRobert Hancock <hancock@sedsystems.ca>
Thu, 6 Jun 2019 22:28:14 +0000 (16:28 -0600)
committerDavid S. Miller <davem@davemloft.net>
Thu, 6 Jun 2019 23:24:29 +0000 (16:24 -0700)
commit867d03bc238f62fcd28f287b9da8af5e483baeab
tree836ab96a7fa463a3cb3253d73edb763e8a2302f0tree | snapshot
parent8b09ca823ffb4eee44cc1e41af2935e511eb98f1commit | diff
net: axienet: Add DMA registers to ethtool register dump

These registers are important for troubleshooting the state of the DMA
cores.

Signed-off-by: Robert Hancock <hancock@sedsystems.ca>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/xilinx/xilinx_axienet_main.c diff | blob | history
John Crispins staging tree