projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: be2f9d3) | patch
ARM: dts: fix PCLK name on Gemini and MOXA ART
authorLinus Walleij <linus.walleij@linaro.org>
Mon, 16 Oct 2017 14:26:07 +0000 (16:26 +0200)
committerArnd Bergmann <arnd@arndb.de>
Thu, 19 Oct 2017 15:45:22 +0000 (17:45 +0200)
commit8633e4f2e94a4d12cfb413fedfe4c072a6b99a79
treef62ef3532bbaf96796a1ffe01fb80c3cbac6a2c9tree | snapshot
parentbe2f9d36b2b39aaf986c2206a64f957c449ac182commit | diff
ARM: dts: fix PCLK name on Gemini and MOXA ART

These platforms provide a clock to their watchdog, in each
case this is the peripheral clock (PCLK), so explicitly
name the clock in the device tree.

Take this opportunity to add the "faraday,ftwdt010"
compatible as fallback to the watchdog IP blocks.

Cc: Jonas Jensen <jonas.jensen@gmail.com>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
arch/arm/boot/dts/gemini.dtsi diff | blob | history
arch/arm/boot/dts/moxart.dtsi diff | blob | history
John Crispins staging tree