projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 95c60b0) | patch
x86: cacheline_align tss_struct
authorRichard Kennedy <richard@rsk.demon.co.uk>
Fri, 4 Jul 2008 12:56:16 +0000 (13:56 +0100)
committerIngo Molnar <mingo@elte.hu>
Fri, 4 Jul 2008 14:47:19 +0000 (16:47 +0200)
commit84e65b0a84a2c856bef36f13d122047678408b0a
tree62d2e2e29fa107b3a04cd9156358639ec1e83cd3tree | snapshot
parent95c60b08c6af6db2165837139da10f593462d51ccommit | diff
x86: cacheline_align tss_struct

The manual padding to align on cacheline size only worked in 32 bit
In 64 bit the structure was not aligned and contained wasted space.

use the compiler ____cachline_aligned to save space & properly align
this structure.

x86_64_default size goes from 9136 -> 8960
x86_64_AMD     size goes from 9136 -> 8896

built & running on 2.6.26-rc8.

Signed-off-by: Richard Kennedy <richard@rsk.demon.co.uk>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
include/asm-x86/processor.h diff | blob | history
John Crispins staging tree