projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: bdc80de) | patch
drm/msm/dsi: Add DSI PLL clock driver support
authorHai Li <hali@codeaurora.org>
Fri, 15 May 2015 17:04:04 +0000 (13:04 -0400)
committerRob Clark <robdclark@gmail.com>
Thu, 11 Jun 2015 17:11:04 +0000 (13:11 -0400)
commit825637b9c06cede2a742421b0ea6f24428099af3
treeb0195dbd6f733b19d749e31d1a0b8aba1707a1fatree | snapshot
parentbdc80de2a6dbaa0d08c393b4ba8912a0ad4b047fcommit | diff
drm/msm/dsi: Add DSI PLL clock driver support

DSI byte clock and pixel clocks are sourced from DSI PLL.
This change adds the DSI PLL source clock driver under
common clock framework.

This change handles DSI 28nm PLL only.

Signed-off-by: Hai Li <hali@codeaurora.org>
Signed-off-by: Archit Taneja <architt@codeaurora.org>
Signed-off-by: Stephane Viau <sviau@codeaurora.org>
Signed-off-by: Wentao Xu <wentaox@codeaurora.org>
Signed-off-by: Rob Clark <robdclark@gmail.com>
drivers/gpu/drm/msm/Kconfig diff | blob | history
drivers/gpu/drm/msm/Makefile diff | blob | history
drivers/gpu/drm/msm/dsi/dsi.h diff | blob | history
drivers/gpu/drm/msm/dsi/dsi_host.c diff | blob | history
drivers/gpu/drm/msm/dsi/dsi_phy.c diff | blob | history
drivers/gpu/drm/msm/dsi/pll/dsi_pll.c [new file with mode: 0644] blob
drivers/gpu/drm/msm/dsi/pll/dsi_pll.h [new file with mode: 0644] blob
drivers/gpu/drm/msm/dsi/pll/dsi_pll_28nm.c [new file with mode: 0644] blob
John Crispins staging tree