projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b7929fb) | patch
net: dsa: mv88e6xxx: prefix Port Control 2 macros
authorVivien Didelot <vivien.didelot@savoirfairelinux.com>
Mon, 12 Jun 2017 16:37:41 +0000 (12:37 -0400)
committerDavid S. Miller <davem@davemloft.net>
Tue, 13 Jun 2017 15:23:11 +0000 (11:23 -0400)
commit81c6edb23b61a4dec5e0a8954f69a151baeb55f4
treeaf3434bfc831c0401189eab34f31dbd169c5bfc7tree | snapshot
parentb7929fb36d11d95ddffd70da033dc538265178f7commit | diff
net: dsa: mv88e6xxx: prefix Port Control 2 macros

For implicit namespacing and clarity, prefix the common Port Control 2
Register macros with MV88E6XXX_PORT_CTL2 and the ones which differ
between implementations with a chosen reference model
(e.g. MV88E6095_PORT_CTL2_CPU_PORT_MASK.)

Document the register and prefer ordered hex masks values for all
Marvell 16-bit registers.

Signed-off-by: Vivien Didelot <vivien.didelot@savoirfairelinux.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/dsa/mv88e6xxx/chip.c diff | blob | history
drivers/net/dsa/mv88e6xxx/port.c diff | blob | history
drivers/net/dsa/mv88e6xxx/port.h diff | blob | history
John Crispins staging tree