projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c517d83) | patch
clk: tegra: Fix typo tabel -> table
authorThierry Reding <treding@nvidia.com>
Tue, 5 Aug 2014 11:26:12 +0000 (13:26 +0200)
committerThierry Reding <treding@nvidia.com>
Fri, 10 Apr 2015 14:02:08 +0000 (16:02 +0200)
commit8106462faa3e9f140c8953939745fe2c0d8a6435
tree4c66933db7ced3973ca7233b86c1c3eaf6d80705tree | snapshot
parentc517d838eb7d07bbe9507871fab3931deccff539commit | diff
clk: tegra: Fix typo tabel -> table

The clock initialization structure is named struct clk_init_table.
Update the kerneldoc comment to use the correct name.

Reviewed-by: Paul Walmsley <paul@pwsan.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
drivers/clk/tegra/clk.h diff | blob | history
John Crispins staging tree