projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 80d396b) | patch
clk: meson: add gen_clk
authorJerome Brunet <jbrunet@baylibre.com>
Wed, 4 Jul 2018 16:54:58 +0000 (18:54 +0200)
committerJerome Brunet <jbrunet@baylibre.com>
Mon, 9 Jul 2018 11:49:31 +0000 (13:49 +0200)
commit7df533a7e3d2216e860ecf147ae8cee49bf133e9
tree6a95385f018bca6963984ef1252fc3edc7f32adetree | snapshot
parent80d396b5118f448cb2206a509aba6917691a835ecommit | diff
clk: meson: add gen_clk

GEN_CLK is able to route several internal clocks to one of the SoC
pads. In the future, even more clocks could be made accessible using
cts_msr_clk - the clock measure block.

Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
drivers/clk/meson/axg.c diff | blob | history
drivers/clk/meson/axg.h diff | blob | history
drivers/clk/meson/gxbb.c diff | blob | history
drivers/clk/meson/gxbb.h diff | blob | history
John Crispins staging tree