projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 38ee375) | patch
clk: samsung: exynos5250: Fix parents of gate clocks from GSCL domain
authorTomasz Figa <t.figa@samsung.com>
Tue, 15 Oct 2013 17:41:17 +0000 (19:41 +0200)
committerTomasz Figa <t.figa@samsung.com>
Mon, 30 Dec 2013 17:15:47 +0000 (18:15 +0100)
commit796d1f4cd62500ee55a645f2649b546710b11bd1
tree89defc880d949726f721dac203c9bfcb2b989624tree | snapshot
parent38ee37540f5a9dd946a9eaca3d48d178c72dbe15commit | diff
clk: samsung: exynos5250: Fix parents of gate clocks from GSCL domain

This patch adds mout_aclk266_gscl_sub mux clock and adjusts definitions
of GSCL domain gate clocks to use it as their parent, as specified in
SoC documentation.

Signed-off-by: Tomasz Figa <t.figa@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Tested-by: Tomasz Figa <t.figa@samsung.com>
drivers/clk/samsung/clk-exynos5250.c diff | blob | history
John Crispins staging tree