projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 94229d4) | patch
cxgb4: update T5/T6 adapter register ranges
authorShahjada Abul Husain <shahjada@chelsio.com>
Thu, 12 Mar 2020 11:42:40 +0000 (17:12 +0530)
committerDavid S. Miller <davem@davemloft.net>
Sun, 15 Mar 2020 03:44:46 +0000 (20:44 -0700)
commit724d021566684dba67aed23d46613ab4fb022152
tree9401ad912a1ed3b60ce9793b8c442f1d7a759a17tree | snapshot
parent94229d45239b581c638fb469bf4268913e44942ecommit | diff
cxgb4: update T5/T6 adapter register ranges

Add more T5/T6 registers to be collected in register dump:

1. MPS register range 0x9810 to 0x9864 and 0xd000 to 0xd004.
2. NCSI register range 0x1a114 to 0x1a130 and 0x1a138 to 0x1a1c4.

Signed-off-by: Shahjada Abul Husain <shahjada@chelsio.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/chelsio/cxgb4/t4_hw.c diff | blob | history
John Crispins staging tree