projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e21a712) | patch
RISC-V: Remove per cpu clocksource
authorAtish Patra <atish.patra@wdc.com>
Sat, 3 Aug 2019 04:27:20 +0000 (21:27 -0700)
committerPaul Walmsley <paul.walmsley@sifive.com>
Tue, 6 Aug 2019 21:37:58 +0000 (14:37 -0700)
commit713203e303ca9f75be8c729b533bf1559e442f6e
treed5035a28e1995015be4e7d926e18d846f6b5f1dctree | snapshot
parente21a712a9685488f5ce80495b37b9fdbe96c230dcommit | diff
RISC-V: Remove per cpu clocksource

There is only one clocksource in RISC-V. The boot cpu initializes
that clocksource. No need to keep a percpu data structure.

Signed-off-by: Atish Patra <atish.patra@wdc.com>
Signed-off-by: Paul Walmsley <paul.walmsley@sifive.com>
Acked-by: Daniel Lezcano <daniel.lezcano@linaro.org>
drivers/clocksource/timer-riscv.c diff | blob | history
John Crispins staging tree