projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1001354) | patch
clk: hisilicon: add CRG driver for Hi3798CV200 SoC
authorJiancheng Xue <xuejiancheng@hisilicon.com>
Sat, 29 Oct 2016 06:13:37 +0000 (14:13 +0800)
committerStephen Boyd <sboyd@codeaurora.org>
Fri, 11 Nov 2016 23:43:49 +0000 (15:43 -0800)
commit707d33cb0b731472b7564d9fad8d45cbbd7fece3
tree763dca679d262fc8ec1a3222c0caac6500e92966tree | snapshot
parent1001354ca34179f3db924eb66672442a173147dccommit | diff
clk: hisilicon: add CRG driver for Hi3798CV200 SoC

Add CRG driver for Hi3798CV200 SoC. CRG(Clock and Reset
Generator) module generates clock and reset signals used
by other module blocks on SoC.

Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Documentation/devicetree/bindings/clock/hi3519-crg.txt [deleted file] blob | history
Documentation/devicetree/bindings/clock/hisi-crg.txt [new file with mode: 0644] blob
drivers/clk/hisilicon/Kconfig diff | blob | history
drivers/clk/hisilicon/Makefile diff | blob | history
drivers/clk/hisilicon/crg-hi3798cv200.c [new file with mode: 0644] blob
drivers/clk/hisilicon/crg.h [new file with mode: 0644] blob
include/dt-bindings/clock/histb-clock.h [new file with mode: 0644] blob
John Crispins staging tree