projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 76192dc) | patch
clk: sunxi: Allwinner A20 output clock support
authorChen-Yu Tsai <wens@csie.org>
Tue, 24 Dec 2013 13:26:17 +0000 (21:26 +0800)
committerEmilio López <emilio@elopez.com.ar>
Sat, 28 Dec 2013 20:14:21 +0000 (17:14 -0300)
commit6f86341726cbec1921e925fd54a10c5b58e6f9f1
treeec7de73187cf68dd890e8e62dcab535e4434e052tree | snapshot
parent76192dc8873f724361c1bf8a90b37abc7dfed7adcommit | diff
clk: sunxi: Allwinner A20 output clock support

This patch adds support for the external clock outputs on the
Allwinner A20 SoC. The clock outputs are similar to "module 0"
type clocks, with different offsets and widths for clock factors.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Emilio López <emilio@elopez.com.ar>
Documentation/devicetree/bindings/clock/sunxi.txt diff | blob | history
drivers/clk/sunxi/clk-sunxi.c diff | blob | history
John Crispins staging tree