projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 23ec3d1) | patch
drm/amd/pp: Memory Latency is always 25us on Vega10
authorRex Zhu <Rex.Zhu@amd.com>
Mon, 18 Jun 2018 10:49:07 +0000 (18:49 +0800)
committerAlex Deucher <alexander.deucher@amd.com>
Thu, 5 Jul 2018 21:39:55 +0000 (16:39 -0500)
commit6eb9d6030479c5e079a1374941b77ac205b10912
tree537b5c9dc9b1a62dccc1a9c5e23427610e4da695tree | snapshot
parent23ec3d1479fd79658cd52c47618d8ddd2f32550bcommit | diff
drm/amd/pp: Memory Latency is always 25us on Vega10

For HBM, 25us latency is enough for memory clock switch.

Acked-by: Alex Deucher <alexander.deucher@amd.com>
Acked-by: Harry Wentland <harry.wentland@amd.com>
Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/powerplay/hwmgr/vega10_hwmgr.c diff | blob | history
John Crispins staging tree