projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e1d0a2a) | patch
ixgbe: Clear stale pool mappings
authorAlexander Duyck <aduyck@mirantis.com>
Tue, 3 Nov 2015 01:10:26 +0000 (17:10 -0800)
committerJeff Kirsher <jeffrey.t.kirsher@intel.com>
Sat, 12 Dec 2015 10:05:21 +0000 (02:05 -0800)
commit6e982aeae5779a67fc02c5f6873654c49af97e70
treec08173762f6178123cdccd5faeca57193f7e6f10tree | snapshot
parente1d0a2af2b30f5f0cbce2e4dd438d4da2433b226commit | diff
ixgbe: Clear stale pool mappings

This patch makes certain that we clear the pool mappings added when we
configure default MAC addresses for the interface.  Without this we run the
risk of leaking an address into pool 0 which really belongs to VF 0 when
SR-IOV is enabled.

Signed-off-by: Alexander Duyck <aduyck@mirantis.com>
Tested-by: Phil Schmitt <phillip.j.schmitt@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
drivers/net/ethernet/intel/ixgbe/ixgbe_82599.c diff | blob | history
drivers/net/ethernet/intel/ixgbe/ixgbe_common.c diff | blob | history
drivers/net/ethernet/intel/ixgbe/ixgbe_x540.c diff | blob | history
John Crispins staging tree