projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 285aca8) | patch
agp/intel: Don't do the chipset flush on Sandybridge.
authorEric Anholt <eric@anholt.net>
Thu, 18 Mar 2010 19:19:37 +0000 (12:19 -0700)
committerEric Anholt <eric@anholt.net>
Thu, 18 Mar 2010 23:48:00 +0000 (16:48 -0700)
commit66f6ff09ff67c45919b336395c4d7d0ed3a97edc
treea559ad7e46eeaca0cb16d3b576e351740d4909dftree | snapshot
parent285aca8e2a7f8af2a18cf89d1dfa95df2f9c9132commit | diff
agp/intel: Don't do the chipset flush on Sandybridge.

This CPU should be coherent with graphics in this direction, though
flushing graphics caches are still required.  Fixes a system reset on
module load on Sandybridge with 4G+ memory.

Signed-off-by: Eric Anholt <eric@anholt.net>
drivers/char/agp/intel-agp.c diff | blob | history
John Crispins staging tree