projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 06421a7) | patch
clk: sunxi-ng: Fix wrong reset register offsets
authorJorik Jonker <jorik@kippendief.biz>
Sat, 27 Aug 2016 19:04:33 +0000 (21:04 +0200)
committerMaxime Ripard <maxime.ripard@free-electrons.com>
Mon, 29 Aug 2016 06:38:55 +0000 (08:38 +0200)
commit6654674cb7b5953ac04fc9d7f5f511676ae97e29
tree48f618cfc429f12f79c08c2301a42c1175632f1ftree | snapshot
parent06421a7821f9040467e0db2702309b72aa2b7af4commit | diff
clk: sunxi-ng: Fix wrong reset register offsets

The reset register offsets for UART*, I2C* and SCR were off by a few bytes.

Signed-off-by: Jorik Jonker <jorik@kippendief.biz>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
drivers/clk/sunxi-ng/ccu-sun8i-h3.c diff | blob | history
John Crispins staging tree