projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5f9e832) | patch
clk: reset: Modify reset-controller driver
authoryong.liang <yong.liang@mediatek.com>
Fri, 26 Jul 2019 07:01:35 +0000 (15:01 +0800)
committerStephen Boyd <sboyd@kernel.org>
Thu, 8 Aug 2019 15:19:21 +0000 (08:19 -0700)
commit64ebb57a3df6c7126532f8acd22b0612867ad3e0
treeab146bb33776d89c3f3cb165bde12b66b83ffb91tree | snapshot
parent5f9e832c137075045d15cd6899ab0505cfb2ca4bcommit | diff
clk: reset: Modify reset-controller driver

Set reset signal by a register and
clear reset signal by another register for 8183.

Signed-off-by: yong.liang <yong.liang@mediatek.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
drivers/clk/mediatek/clk-mt8183.c diff | blob | history
drivers/clk/mediatek/clk-mtk.h diff | blob | history
drivers/clk/mediatek/reset.c diff | blob | history
include/dt-bindings/reset-controller/mt8183-resets.h [new file with mode: 0644] blob
John Crispins staging tree