projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: dcda7e4) | patch
[ARM] 4127/1: Flush the prefetch buffer after changing the DACR
authorCatalin Marinas <catalin.marinas@arm.com>
Mon, 5 Feb 2007 13:47:46 +0000 (14:47 +0100)
committerRussell King <rmk+kernel@arm.linux.org.uk>
Thu, 8 Feb 2007 14:49:18 +0000 (14:49 +0000)
commit620879c9e33262426db0ade650be5d7a2046377b
tree458be4f1bed4cb143f40b6b438c49afe9e2cb248tree | snapshot
parentdcda7e4ba1adec80089ec784964b32f9fd653237commit | diff
[ARM] 4127/1: Flush the prefetch buffer after changing the DACR

The ARM Architecture Reference Manual specifies that a prefetch flush
is needed after changing the DACR register (chapter B2.7.6).

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
include/asm-arm/domain.h diff | blob | history
John Crispins staging tree