projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: afd2ff9) | patch
parisc: Initialize PCI bridge cache line and default latency
authorHelge Deller <deller@gmx.de>
Mon, 21 Dec 2015 09:00:49 +0000 (10:00 +0100)
committerHelge Deller <deller@gmx.de>
Tue, 12 Jan 2016 21:03:21 +0000 (22:03 +0100)
commit602c9c9a01a4f0ef091295ac75c74c7fe94d69a4
tree71e93e3b04ebda62349811202f0dff522a89bc71tree | snapshot
parentafd2ff9b7e1b367172f18ba7f693dfb62bdcb2dccommit | diff
parisc: Initialize PCI bridge cache line and default latency

PCI controllers and pci-pci bridges may have not been fully initialized
regarding cache line and defaul latency.

This partly reverts
commit 5f0e9b4 ("parisc: Remove unused pcibios_init_bus()")

Signed-off-by: Helge Deller <deller@gmx.de>
arch/parisc/include/asm/pci.h diff | blob | history
arch/parisc/kernel/pci.c diff | blob | history
drivers/parisc/dino.c diff | blob | history
drivers/parisc/lba_pci.c diff | blob | history
John Crispins staging tree