projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2c25b73) | patch
drm/nouveau/clock: fix missing pll type/addr when matching default entry
authorBen Skeggs <bskeggs@redhat.com>
Mon, 22 Oct 2012 04:10:16 +0000 (14:10 +1000)
committerBen Skeggs <bskeggs@redhat.com>
Mon, 22 Oct 2012 04:38:06 +0000 (14:38 +1000)
commit5e5a195ecc8cc0280d169d6da33c959df6336e9f
tree40622c64d1335ebfcebf379d7f44a5a0ef40f56etree | snapshot
parent2c25b7399570ebdcf737c5af67c9d26a1771c002commit | diff
drm/nouveau/clock: fix missing pll type/addr when matching default entry

This issue is a regression from 70790f4f819875e8f390871fd15bbbf823f28e1b,
and causes us to miss a special-case for C51 (NV4E) chipsets and return
the wrong reference frequency for the VPLLs.

Should fix fdo#56202

Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
drivers/gpu/drm/nouveau/core/subdev/bios/pll.c diff | blob | history
John Crispins staging tree