projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ce397d2) | patch
clk: ingenic: Fix incorrect data for the i2s clock
authorPaul Cercueil <paul@crapouillou.net>
Wed, 27 Jun 2018 12:14:58 +0000 (14:14 +0200)
committerStephen Boyd <sboyd@kernel.org>
Fri, 6 Jul 2018 18:47:27 +0000 (11:47 -0700)
commit574f4e80d59e5c669c0729718525df8bac5e4d78
tree05f31b76958f5f13727b0ec57738007478e3f4bftree | snapshot
parentce397d215ccd07b8ae3f71db689aedb85d56ab40commit | diff
clk: ingenic: Fix incorrect data for the i2s clock

The register field for configuring the divider for the i2s clock
occupies the bits [8-0], which means 9 bits and not 8.

Signed-off-by: Paul Cercueil <paul@crapouillou.net>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
drivers/clk/ingenic/jz4740-cgu.c diff | blob | history
John Crispins staging tree