drm/amd/display: fix code to control 48mhz refclk
authorEric Yang <Eric.Yang2@amd.com>
Thu, 18 Jul 2019 17:56:59 +0000 (13:56 -0400)
committerAlex Deucher <alexander.deucher@amd.com>
Fri, 11 Oct 2019 00:33:15 +0000 (19:33 -0500)
commit57133a28bcaf6e692b161e35c6778ee54b47f9e6
tree16c7a436002b1a0074abb358e84b34dc775af264
parentab4a4072f260162284c15789329522a6773023ed
drm/amd/display: fix code to control 48mhz refclk

[Why]
The SMU message to enable this feature looks at argument. Previous code
didn't send right argument. This change will allow the feature to be
be enabled.

[How]
Fixed one issue where SMU message to enable the feature was sent without
setting the parameter.

Signed-off-by: Eric Yang <Eric.Yang2@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/rn_clk_mgr.c
drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/rn_clk_mgr_vbios_smu.c
drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/rn_clk_mgr_vbios_smu.h
drivers/gpu/drm/amd/display/dc/dcn21/dcn21_resource.c