projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a2111c4) | patch
net: phy: dp83867: Add SGMII mode type switching
authorVitaly Gaiduk <vitaly.gaiduk@cloudbear.ru>
Mon, 9 Sep 2019 17:19:24 +0000 (20:19 +0300)
committerDavid S. Miller <davem@davemloft.net>
Wed, 11 Sep 2019 22:37:35 +0000 (23:37 +0100)
commit507ddd5c0d47ad869f361c71d700ffe7f12d1dd6
treec7bde313c5db5c05dd9e3966272f5ad10b791d2etree | snapshot
parenta2111c460c0c6b046b9965b37084098ff8254349commit | diff
net: phy: dp83867: Add SGMII mode type switching

This patch adds ability to switch beetween two PHY SGMII modes.
Some hardware, for example, FPGA IP designs may use 6-wire mode
which enables differential SGMII clock to MAC.

Signed-off-by: Vitaly Gaiduk <vitaly.gaiduk@cloudbear.ru>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/phy/dp83867.c diff | blob | history
John Crispins staging tree