projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 51d1dec) | patch
ARM: dts: rename the clock of MIPI DSI 'pll_clk' to 'sclk_mipi'
authorHyungwon Hwang <human.hwang@samsung.com>
Fri, 12 Jun 2015 12:59:10 +0000 (21:59 +0900)
committerInki Dae <inki.dae@samsung.com>
Mon, 22 Jun 2015 12:40:13 +0000 (21:40 +0900)
commit4f01e65037187581971f8b1068d4e1b1300a6562
tree8e0ff2f489f6216836e49dae0c0d12503897a8f6tree | snapshot
parent51d1deca9f03f8d2619d38916675a7fdc7f24730commit | diff
ARM: dts: rename the clock of MIPI DSI 'pll_clk' to 'sclk_mipi'

The clock which was named as 'pll_clk' is actually not the clock source
of PLL in MIPI DSI. This patch fixes this disagreement.

Signed-off-by: Hyungwon Hwang <human.hwang@samsung.com>
Acked-by: Krzysztof Kozlowski <k.kozlowski@samsung.com>
Signed-off-by: Inki Dae <inki.dae@samsung.com>
arch/arm/boot/dts/exynos4.dtsi diff | blob | history
John Crispins staging tree