projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 77f3ee5) | patch
MIPS: mm: c-r4k: Set the correct ISA level
authorMarkos Chandras <markos.chandras@imgtec.com>
Tue, 2 Dec 2014 15:30:19 +0000 (15:30 +0000)
committerMarkos Chandras <markos.chandras@imgtec.com>
Tue, 17 Feb 2015 15:37:31 +0000 (15:37 +0000)
commit4ee486274ec1e63f056c991e2523c32780670d08
tree2304dbbb0b303b67d5622cddb95abc62331a1677tree | snapshot
parent77f3ee59ee7cfe19e0ee48d9a990c7967fbfcbedcommit | diff
MIPS: mm: c-r4k: Set the correct ISA level

The local_r4k_flush_cache_sigtramp function uses the 'cache'
instruction inside an asm block. However, MIPS R6 changed the
opcode for the cache instruction and as a result of which we
need to set the correct ISA level.

Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
arch/mips/mm/c-r4k.c diff | blob | history
John Crispins staging tree