projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b51d527) | patch
clk: renesas: r8a7796: Add GPIO clocks
authorTakeshi Kihara <takeshi.kihara.df@renesas.com>
Wed, 17 Aug 2016 11:31:50 +0000 (13:31 +0200)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Fri, 19 Aug 2016 07:38:40 +0000 (09:38 +0200)
commit4e09508a8912b8d2183240bdda14e2e48b4e3176
tree6c285a05e74fa509daa7d928b37f44adf7108729tree | snapshot
parentb51d5275016c6edbf4656eaee30d836fef127016commit | diff
clk: renesas: r8a7796: Add GPIO clocks

Add GPIO clocks for the R8A7796 SoC.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r8a7796-cpg-mssr.c diff | blob | history
John Crispins staging tree