projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b16c7ed) | patch
drm/i915: Rename HSW/BDW PLL bits
authorVille Syrjälä <ville.syrjala@linux.intel.com>
Mon, 10 Jun 2019 13:36:09 +0000 (16:36 +0300)
committerVille Syrjälä <ville.syrjala@linux.intel.com>
Wed, 12 Jun 2019 11:49:36 +0000 (14:49 +0300)
commit4a95e36f0357ab4de6aeadfbe78ffe6af75b2fee
treeaf92added1dbef1fd3d76e00b9aa78a553609575tree | snapshot
parentb16c7ed95caf270075c52faad0af8f4cb57ae979commit | diff
drm/i915: Rename HSW/BDW PLL bits

Give the PLL control register bits better names on HSW/BDW.

v2: Fix the copy paste fails in SPLL_REF defines (Maarten)

Cc: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20190610133609.27288-1-ville.syrjala@linux.intel.com
Acked-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com> #irc
drivers/gpu/drm/i915/i915_reg.h diff | blob | history
drivers/gpu/drm/i915/intel_ddi.c diff | blob | history
drivers/gpu/drm/i915/intel_display.c diff | blob | history
drivers/gpu/drm/i915/intel_dpll_mgr.c diff | blob | history
John Crispins staging tree