projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1405011) | patch
clk: tegra: Fix naming of MISC registers
authorRhyland Klein <rklein@nvidia.com>
Thu, 14 Jan 2016 19:24:32 +0000 (14:24 -0500)
committerThierry Reding <treding@nvidia.com>
Tue, 2 Feb 2016 14:49:20 +0000 (15:49 +0100)
commit474f2ba268f220e75ed7b9bfa7b977ade740d30c
tree6c5ac22ea9dd38a058e727cb8cba6f3258ebf027tree | snapshot
parent14050118afee4d8bd81d22fefa3e986172b08bc6commit | diff
clk: tegra: Fix naming of MISC registers

Some register for PLLM and PLLMB were named MISC0 but according to the
TRM, they have different names. Sync up the names to make it easier to
understand which register they are really referring to.

Signed-off-by: Rhyland Klein <rklein@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
drivers/clk/tegra/clk-tegra210.c diff | blob | history
John Crispins staging tree