projects / openwrt / staging / dangole.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f799c65) | patch
mvebu: use eth0 as DSA CPU port for Linksys WRT
authorDENG Qingfang <dengqf6@mail2.sysu.edu.cn>
Thu, 30 Apr 2020 11:41:39 +0000 (19:41 +0800)
committerAdrian Schmutzler <freifunk@adrianschmutzler.de>
Wed, 3 Jun 2020 18:34:14 +0000 (20:34 +0200)
commit4149d2b91c43784ada37efe928c5f6b610c74259
treeee3a9279a752a7510eb2645599488f5bd2a78626tree | snapshot
parentf799c65946e147258fbea2ea18fae82ad567f7dccommit | diff
mvebu: use eth0 as DSA CPU port for Linksys WRT

eth0 has HW MAC address while eth2 does not.
Use eth0 instead so we don't have to set LAN MAC manually.
Disable unused eth2, until multi CPU port is supported.

Signed-off-by: DENG Qingfang <dengqf6@mail2.sysu.edu.cn>
target/linux/mvebu/patches-4.19/241-linksys-use-eth0-as-cpu-port.patch [new file with mode: 0644] blob
target/linux/mvebu/patches-5.4/241-linksys-use-eth0-as-cpu-port.patch [new file with mode: 0644] blob
Staging tree of Daniel Golle