projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d440b33) | patch
drm/msm/dsi: Add old timings quirk for 10nm phy
authorJeffrey Hugo <jeffrey.l.hugo@gmail.com>
Thu, 30 May 2019 16:00:49 +0000 (09:00 -0700)
committerRob Clark <robdclark@chromium.org>
Tue, 18 Jun 2019 20:56:43 +0000 (13:56 -0700)
commit3dbbf8f09e8398c7bb838571b5def270609a6807
tree172c78519fea82c125bf62fcc110945de9522be0tree | snapshot
parentd440b3374bab867da012021a23d5450c79f082e8commit | diff
drm/msm/dsi: Add old timings quirk for 10nm phy

The v3.0.0 10nm phy has two different implementations between MSM8998 and
SDM845, which require different timings calculations.  Unfortunately, the
hardware designers did not choose to revise the version to account for this
delta so implement a quirk instead.

Signed-off-by: Jeffrey Hugo <jeffrey.l.hugo@gmail.com>
Signed-off-by: Rob Clark <robdclark@chromium.org>
drivers/gpu/drm/msm/dsi/phy/dsi_phy.h diff | blob | history
drivers/gpu/drm/msm/dsi/phy/dsi_phy_10nm.c diff | blob | history
John Crispins staging tree