projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e83b366) | patch
ARM: 7957/1: add DSB after icache flush in __flush_icache_all()
authorVinayak Kale <vkale@apm.com>
Wed, 12 Feb 2014 06:30:01 +0000 (07:30 +0100)
committerRussell King <rmk+kernel@arm.linux.org.uk>
Mon, 17 Feb 2014 23:09:00 +0000 (23:09 +0000)
commit39544ac9df20f73e49fc6b9ac19ff533388c82c0
treef36cc9b1d407d9ed04870b8d05e6209e95242d96tree | snapshot
parente83b366487b5582274374f8226e489cb214ae5a6commit | diff
ARM: 7957/1: add DSB after icache flush in __flush_icache_all()

Add DSB after icache flush to complete the cache maintenance operation.

Signed-off-by: Vinayak Kale <vkale@apm.com>
Acked-by: Catalin Marinas <catalin.marinas@arm.com>
Cc: <stable@vger.kernel.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
arch/arm/include/asm/cacheflush.h diff | blob | history
John Crispins staging tree