projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 02ae2bc) | patch
clk: sunxi-ng: a33: gate then ungate PLL CPU clk after rate change
authorChen-Yu Tsai <wens@csie.org>
Thu, 13 Apr 2017 02:13:53 +0000 (10:13 +0800)
committerMaxime Ripard <maxime.ripard@free-electrons.com>
Thu, 13 Apr 2017 09:22:04 +0000 (11:22 +0200)
commit372fa10172a2f9e1bfbc70778449628e82b72341
tree337f7c7f00c68c84d696ca00c3d61dde4ab6f8aetree | snapshot
parent02ae2bc6febd90cf3de61b6a1bdf491966ed410fcommit | diff
clk: sunxi-ng: a33: gate then ungate PLL CPU clk after rate change

This patch utilizes the new PLL clk notifier to gate then ungate the
PLL CPU clock after rate changes. This should mitigate the system
hangs observed after the introduction of cpufreq for the A33.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Tested-by: Quentin Schulz <quentin.schulz@free-electrons.com>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
drivers/clk/sunxi-ng/ccu-sun8i-a33.c diff | blob | history
John Crispins staging tree