projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7a90938) | patch
drm/i915/icl: Define data/clock lanes dphy timing registers
authorMadhav Chauhan <madhav.chauhan@intel.com>
Sun, 16 Sep 2018 10:53:28 +0000 (16:23 +0530)
committerJani Nikula <jani.nikula@intel.com>
Wed, 26 Sep 2018 12:52:26 +0000 (15:52 +0300)
commit33868a91c1d9627b5003b8e299c46c6cfee4ff18
treec7fdd6798fdd4ea25272ac4672b4dc071159a68ctree | snapshot
parent7a90938332d80faf973fbcffdf6e674e7b8f0914commit | diff
drm/i915/icl: Define data/clock lanes dphy timing registers

This patch defines DSI_CLK_TIMING_PARAM, DPHY_CLK_TIMING_PARAM,
DSI_DATA_TIMING_PARAM, DPHY_DATA_TIMING_PARAM register used in
dphy programming.

v2: Define mask/shift for bitfields and keep names as per BSPEC (Jani N)

Signed-off-by: Madhav Chauhan <madhav.chauhan@intel.com>
Signed-off-by: Jani Nikula <jani.nikula@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/1537095223-5184-6-git-send-email-madhav.chauhan@intel.com
drivers/gpu/drm/i915/i915_reg.h diff | blob | history
John Crispins staging tree