projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c695777) | patch
[IA64] Add dp bit to cache and bus check structs
authorRuss Anderson <rja@sgi.com>
Wed, 25 Oct 2006 19:18:27 +0000 (14:18 -0500)
committerTony Luck <tony.luck@intel.com>
Thu, 7 Dec 2006 19:02:38 +0000 (11:02 -0800)
commit323cbb09917024cab522bc7ce5c343659cbe8818
treef8edcf9abe1236894fa66bf809daddf001a70c4etree | snapshot
parentc69577711a8fd232e6b309c3e99f9a8f96f63082commit | diff
[IA64] Add dp bit to cache and bus check structs

Rev 2.2 of Volume 2 of "Intel Itanium Architecture Software Developer's
Manual" (January 2006) adds a dp bit to the cache_check and bus_check
fields (pages 2:401-2:404).  This patch gets the structs back in sync
with the spec.

Signed-off-by: Russ Anderson (rja@sgi.com)
Signed-off-by: Tony Luck <tony.luck@intel.com>
include/asm-ia64/pal.h diff | blob | history
John Crispins staging tree