projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 690c318) | patch
drm/i915/icl: Gate clocks for DSI
authorMadhav Chauhan <madhav.chauhan@intel.com>
Thu, 29 Nov 2018 14:12:33 +0000 (16:12 +0200)
committerJani Nikula <jani.nikula@intel.com>
Mon, 3 Dec 2018 13:55:15 +0000 (15:55 +0200)
commit32250c8e0ef909884b7d5fa4f6c7ea73a6125565
tree809b98a65bd3c2d1b8276190d280180229a845aetree | snapshot
parent690c318ed8e06c2927c11fae366e55277f0cb42acommit | diff
drm/i915/icl: Gate clocks for DSI

As per BSPEC, depending on the DSI transcoder being used,
DDI clock for the associated port should be gated. This
patch does the same.

Signed-off-by: Madhav Chauhan <madhav.chauhan@intel.com>
Signed-off-by: Vandita Kulkarni <vandita.kulkarni@intel.com>
Signed-off-by: Jani Nikula <jani.nikula@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/e032bc3d8fff91b8c2631c73121268214615a7e8.1543500286.git.jani.nikula@intel.com
drivers/gpu/drm/i915/icl_dsi.c diff | blob | history
John Crispins staging tree