projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 15981ba) | patch
arm64: dts: renesas: eagle: add SCIF0 pins
authorSergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Fri, 10 Nov 2017 20:02:20 +0000 (23:02 +0300)
committerSimon Horman <horms+renesas@verge.net.au>
Tue, 13 Feb 2018 07:47:37 +0000 (08:47 +0100)
commit31bded67ad215be592deda0c9ee8acdfe2067243
tree7a159c385203a08a121a9644355debb61d3b20dctree | snapshot
parent15981bab23cc1caf7070fa10ac39efa5d928dee9commit | diff
arm64: dts: renesas: eagle: add SCIF0 pins

Add the (previously omitted) SCIF0 pin data to the Eagle board's
device tree.

Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm64/boot/dts/renesas/r8a77970-eagle.dts diff | blob | history
John Crispins staging tree