projects / openwrt / staging / blogic.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9edb470) | patch
mtd: nand: sunxi: fix clk rate calculation
authorBoris Brezillon <boris.brezillon@free-electrons.com>
Wed, 2 Dec 2015 14:10:40 +0000 (15:10 +0100)
committerBoris Brezillon <boris.brezillon@free-electrons.com>
Tue, 19 Apr 2016 20:05:37 +0000 (22:05 +0200)
commit2f9992e080b8892a10d189cbc846c06e6594ad0b
tree6c1f9950de031377b53548fde1a413181bc5101ftree | snapshot
parent9edb47004e2afb5884d0c900cbd1ece8b2d6f403commit | diff
mtd: nand: sunxi: fix clk rate calculation

Unlike what is specified in the Allwinner datasheets, the NAND clock rate
is not equal to 2/T but 1/T. Fix the clock rate selection accordingly.

Signed-off-by: Boris Brezillon <boris.brezillon@free-electrons.com>
drivers/mtd/nand/sunxi_nand.c diff | blob | history
John Crispins staging tree